HIP datasheet, HIP pdf, HIP data sheet, datasheet, data sheet, pdf , Intersil, Driver, Full Bridge FET, No Charge Pump. HIP 80V/A Peak Current Full Bridge Fet Driver. The is a medium frequency, medium voltage H-Bridge N-Channel MOSFET driver IC, available in HIP Data Sheet. FN CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
|Published (Last):||12 March 2008|
|PDF File Size:||8.60 Mb|
|ePub File Size:||9.70 Mb|
|Price:||Free* [*Free Regsitration Required]|
Drives pF Load in Free Air at 50? If BHI Pin 2 is driven high or not connected.
Disable Turn-off Propagation Delay. B High-side Source connection. DIS high overrides all other inputs. Logic level input that when taken high sets all four outputs low. If AHI Pin 7 is driven high or not connected.
Terminal numbers are shown for reference only.
Information furnished by Intersil is believed to be accurate and. Mold flash, protrusion and gate burrs shall not exceed. Chip negative supply, generally will be ground.
The lead width “B”, as measured 0. De-couple this pin to V SS Pin 6. Disable Turn-on Propagation Delay. User-Programmable Dead Time 0.
The pin can be driven by signal levels of 0V to 15V no greater than. DEC seating plane hip402 GS – 3. Positive supply to control logic and lower gate drivers. Dimension “D” does not include mold flash, protrusions or gate. The HIP is a medium frequency, medium voltage. Low Level Input Current.
Minimum Input Pulse Datazheet. High Level Input Current. The HIP does not contain an internal charge. These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
80 V/1.25 A Peak Current Full Bridge FET Driver
Bootstrap Capacitor when Pulled Low. Low Level Input Voltage. When DIS is taken low the outputs are controlled by the other inputs. Similar to the HIP, it has a flexible input protocol for. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. DIS – Upper Outputs. Lower Turn-on Propagation Delay. Copyright Intersil Americas Inc.
V DD Operating Current. A High-side Source connection. Upper Turn-off Propagation Delay. The pin can be driven by signal levels of 0V to. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
HIP Datasheet pdf – Driver, Full Bridge FET, No Charge Pump – Intersil
C with Rise and Fall. Lower Turn-off Propagation Delay. Logic level input that controls ALO driver Pin Upper Turn-on Propagation Delay. High Level Input Voltage. Output Yip4082 Response to 50 ns Input Pulse.
Intersil Pb-free products are MSL. N is the maximum number of terminal positions.
A High-side Bootstrap supply. The chamfer on the body is optional. Connect resistor from this pin to V SS to datssheet timing current that defines the dead time between drivers. Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. D, D1, and E1 dimensions do not include mold flash or protrusions.